field effect nanoionic synaptic transistors for neuromorphic applications

Published : 27 February 2019

Neuromorphic computing represents an innovative technology that can perform intelligent and energy-efficient computation, whereas construction of neuromorphic systems requires biorealistic synaptic elements with rich dynamics that can be tuned based on a robust mechanism. As a result, there exists a tremendous upsurge of research interests on building neuromorphic systems, especially by exploiting the scalability and functionality of emerging devices (memristors, Reram). Recently, there is a growing interest on 3-terminal synaptic architectures (memtransistors), whose additional input terminal and modified device configuration have proven favorable for achieving complicated synaptic functions. Today, ion gated transistors appear as one of the most promising candidates, due to their low consumption, scalability and integration. They rely on the use of an ion conductor as a gate dielectric to drive or attract ions to/from the channel. Xxx. In this context, the objective of this PhD is to investigate novel solid-state nanoionic transistors as a synaptic device for neuromorphic applications.

The main objective of the PhD is to investigate the potential synaptic behavior that can be achieved in field effect nanoionic transistors. To this aim various materials and device architectures will be characterized: channel with (i) ionic conductor or (ii) ionic conductor/host material bilayer.

On these structures, synaptic behavior features will be quantified in terms of: linearity, symmetry, energy consumption etc…modelling could be used to analyze the physical effects taking place in the devices: ion drift and accumulation in the channel bulk or interfaces will be described and simulated.

Based on the obtained results, a benchmark among the various tested technologies will be proposed. Then, the link between device stack (materials, thicknesses…) and synaptic capabilities will be clarified. The objective is to propose new device stacks (new elements, multilayers…) to optimize the device performances.

More information